sitemap | contact us
      
 
  Book Series
  Journals
  Book Proposal Form
 
  Using Published Material
  Rights and Permissions
  Examination Copies
   
   
  List of Publishers
  Bargains
   
   
  Services
   
   
  About Narosa
  History
  Mission
  Group Companies
  Our Strength
  Alliances
   
   
   
 
view in print mode
Computer Architecture: Pipelined and Parallel Processor Design
Author(s): M. J. Flynn

ISBN:    978-81-7319-100-8 
E-ISBN:   
Publication Year:   Reprint 2013
Pages:   808
Binding:   Paper Back
Dimension:   140mm x 215mm
Weight:   800


Textbook


About the book

Abstracts the essential elements of processor design and emphasizes a design methodology including design concepts, design target data, and evaluation tools



Table of Contents

Preface / Acknowledgements / Architecture and Machines / Time, Area and Instruction Sets / Data: How Programs Behave / Pipelined Processor Design / Cache Memory / Memory System Design / Concurrent Processors/ Shared Memory Multiprocessors / I / O and the Storage Hierarchy/ Processor Studies / Appendix A: DTMR Cache Miss Rates / Appendix B: SPEC Mark vs. dtmr Cache Performance / Appendix C: Modelling System Effects in Caches / Appendix D: New DRAM Technologies / Appendix E: M / G / I Queues / Appendix F: Some Details on Bus Based Protocols / Bibliography / Index.




Audience

Practicing Computer Designers and Students.


CLICK HERE


Group
| Companies | Mission | Strength | Values | History | Contact us
© Narosa Publishing House